<AptiCode/>

The ultimate platform for developers to practice, compete, and grow. Join our community of passionate coders today.

TwitterLinkedIn

Platform

ProblemsCompilerAptitude TestsContests

Company

About UsContactRewardsContribute

Legal

Terms of ServicePrivacy PolicyShipping PolicyRefund Policy

© 2025 AptiCode. All rights reserved.

Made withfor developers

topic/Shift Registers

Question NoTitleTypeMarks
1259.On the fifth clock pulse, a 4-bit Johnson sequence is Q0= 0, Q1= 1, Q2= 1, and Q3= 1. On the sixth clock pulse, the sequence is ________.
MCQ
5
1260.The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially clear. What are the Q outputs after two clock pulses?
MCQ
5
1261.What is a shift register that will accept a parallel input, or a bidirectional serial load and internal shift features, called?
MCQ
5
1262.On the third clock pulse, a 4-bit Johnson sequence is Q0= 1, Q1= 1, Q2= 1, and Q3= 0. On the fourth clock pulse, the sequence is ________.
MCQ
5
1263.A bidirectional 4-bit shift register is storing the nibble 1101. Itsinput is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing ________.
MCQ
5